A palm-sized processor undergoing tests at NASA\u2019s Jet Propulsion Laboratory has produced an early result that could reset expectations for computing in space. JPL says the High Performance Spaceflight Computing processor, known as HPSC, is showing indications of 500 times the performance of radiation-hardened processors currently used in spacecraft.<\/p>\n
The comparison comes from an active test programme, not a flight mission. JPL reported in May<\/a> that engineers were putting the new silicon through functional, radiation, thermal and shock testing. It has not yet completed spaceflight qualification, and NASA has not named the first mission that will carry it.<\/p>\n Those boundaries matter, but so does the scale of the result. A processor with that much additional headroom could analyse complex sensor data and run tightly defined artificial intelligence aboard a spacecraft. Near the widest separation between Earth and Mars, when a round trip for a radio signal takes roughly 44 minutes, local decisions are not merely convenient. Some are unavoidable.<\/p>\n The 500-times result is bigger than the design target<\/p>\n NASA began the HPSC programme with a goal of delivering at least 100 times the computing capability of current spaceflight computers. The 500-times figure is an early indication from tests of the manufactured processor. It does not mean every program will finish 500 times sooner, since real performance varies with the task, software, memory traffic, available power and how a complete flight computer is configured.<\/p>\n The distinction also explains why both figures appear in NASA material. The 100-times number describes the programme\u2019s broad capability target. The 500-times number reports what the first hardware is indicating relative to radiation-hardened chips now in use. JPL began testing in February 2026 after the processor sent its first \u201cHello Universe\u201d message, and NASA\u2019s current programme page<\/a> still places the device in the test and qualification phase.<\/p>\n Qualification is the decisive hurdle. A fast chip that produces errors after a radiation strike, fails during launch vibration or overheats inside a spacecraft is not useful. NASA and Microchip Technology designed HPSC to combine a large performance increase with fault tolerance, error correction and controls that let missions trade computing speed against electrical power.<\/p>\n Space processors trade speed for survival<\/p>\n Spacecraft computers often look generations behind terrestrial processors because reliability takes precedence over headline speed. Energetic particles can flip stored bits, disrupt a running calculation or trigger more serious faults. Hardware may also face vacuum, wide temperature swings and years of operation beyond the reach of a repair technician.<\/p>\n Existing radiation-hardened devices show that trade-off. BAE Systems\u2019 RAD750 specification<\/a>, for example, lists performance above 400 million instructions per second at 200 megahertz while emphasising radiation tolerance and a record of use across major missions. NASA has not said that the RAD750 alone is the specific basis for its 500-times comparison, so the claim should be understood as a comparison with the broader class of flight processors now operating.<\/p>\n HPSC attempts to keep that resilience while adopting a much more modern architecture. Microchip\u2019s commercial version is called PIC64-HPSC. Its published design<\/a> includes eight 64-bit RISC-V CPU cores, vector extensions for accelerated mathematical work, networking and specialised functions for machine-learning workloads. Microchip rates its AI arithmetic at up to two trillion operations per second for eight-bit integer calculations, though an actual mission\u2019s throughput will depend on its implementation.<\/p>\n The chip fits in a hand, but the computer will be larger<\/p>\n NASA\u2019s photographs accurately show a system-on-chip small enough to sit in a gloved palm. \u201cSystem-on-chip\u201d means that the device integrates central processors and several supporting functions onto one piece of silicon. It does not mean the photographed component is a complete flight computer.<\/p>\n A usable spacecraft computer still needs a circuit board, external memory, power regulation, connectors and interfaces to instruments and other vehicle systems. Designers may also add shielding or redundant equipment. The palm-sized comparison is useful for conveying how much computing is concentrated in the component, but it should not be read as the final size or mass of an operational unit.<\/p>\n That integration can still simplify spacecraft designs. It can also make it practical to process data close to the instrument that generated it, reducing delays and avoiding the need to transmit every raw measurement. For missions with limited power and radio bandwidth, selecting the most valuable data aboard the vehicle can be as important as collecting it.<\/p>\n AI decisions in space will be bounded and specific<\/p>\n NASA describes HPSC as enabling autonomous systems and real-time processing. In practice, that could mean recognising terrain in camera images, spotting an obstacle, classifying scientific observations, detecting an abnormal pattern in engineering data or choosing which measurements should be sent to Earth first. These are constrained functions designed and validated for a mission, not a general chatbot put in command of a spacecraft.<\/p>\n The distinction matches SpaceDaily\u2019s examination of practical spacecraft AI<\/a>: the immediate value is in route selection, hazard detection, data triage and fault response. Faster hardware can let an autonomous function consider more sensor inputs or use a more capable model, while conventional safety logic and mission rules continue to define what it may do.<\/p>\n There is already a revealing intermediate example on Mars. JPL recently demonstrated autonomous localisation on Perseverance<\/a> using a commercial smartphone-era processor housed in the base station originally carried for the Ingenuity helicopter. That chip is roughly 100 times faster than the rover\u2019s main radiation-hardened computers, but it was added as a secondary resource. HPSC is intended to put modern performance and space resilience into the same processor family.<\/p>\n A 44-minute radio round trip rules out the joystick<\/p>\n